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ABSTRACT
Integrated flow cell array (FCA) is an emerging technology, target-
ing the cooling and power delivery challenges of modern 2D/3D 
Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic
solutions are pumped through microchannels etched in the silicon 
of the chips, removing heat from the system, while, at the same 
time, generating power on-chip. In this work, we explore the impact
of FCA system design on various 3D architectures and propose a 
methodology to optimize a 3D MPSoC with integrated FCA to run a
given workload in the most energy-efficient way. Our results show 
that an optimized configuration can save up to 50% energy with
respect to sub-optimal 3D MPSoC configurations.
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1 INTRODUCTION
The growing demand for computing power imposes many chal-
lenges in the design and energy-efficient operation of current and 
future processors. 3D Multi-Processor Systems-on-Chip (3D MP-
SoCs) have been proposed (e.g., [9]) to reduce communication la-
tency, achieve higher bandwidth, and increase the overall system
performance and efficiency. However, the benefits of 3D MPSoCs 
are hindered by the heat removal problem (due to the difficulty
of removing high heat fluxes from intermediate layers) and the 
complicated tradeoff between power delivery and communication 
bandwidth due to the limited number of Through Silicon Vias (TSVs) 
available in the 3D MPSoC.
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Figure 1: Concept of 3D MPSoC with integrated FCA
Integrated microfluidic reduction-oxidation ("redox") flow cell
array (FCA) technology has been recently proposed to overcome
these challenges in 3D MPSoCs [15]. This technology provides the
ability to simultaneously remove heat via inter-layer liquid cooling
and generate power on-chip through an electrochemical reaction
in the liquid. In a system with integrated FCAs, microchannels are
etched between the stacked layers and an electrolytic solution is
pumped through the channels, as illustrated in Figure 1. While
flowing through the microchannels, fuel and oxidant solutions en-
gage in electrochemical reactions, producing electrical power, while
simultaneously acting as a microfluidic cooling layer. One of the
main benefits of the FCA technology is that it can be manufactured
in the same way as microchannel-based liquid cooling systems [16].
Our previous work [2] has shown the benefits of FCA technology
for a high-performance processor by using PowerCool [16], a com-
pact simulator able to estimate the FCA power generation through
coupled thermal and electrochemical modeling of the 3D MPSoCs
with FCA. However, our previous work was limited to the study of
the benefits of integrating FCAs with a 3DMPSoC for one particular
architecture running a workload that fully stressed the system in
terms of power consumption (with power density up to 95W /cm2).
On the target 3D MPSoC, we demonstrated the tradeoffs between
power generation, leakage and cooling [2]. However, other impor-
tant factors impacting FCA power generation, such as footprint
area and power density, have not been investigated. Therefore, the
analysis of the capabilities of FCA technology implemented on a
variety of chip architectures running realistic workloads remains
an open challenge.
In this work, we optimize the design of 3D MPSoCs with inte-
grated FCAs. To do so, we first analyze the effect of die size and
power density on the FCA power generation and cooling efficiency.
Then, we consider the computational performance of the studied
architectures and derive a design space exploration strategy that
selects the best FCA-enabled 3D MPSoC configurations in terms
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of energy consumption and Quality-of-Service (QoS) for a given
workload. Our main contributions are as follows:
•We analyze chip design parameters that determine FCA power
generation, such as power density and chip size, and identify the
tradeoffs encountered between power generation and cooling. We
explore the MPSoC architectures that could benefit the most from
FCA integration, showing that the generated power can range
from 10% to over 100% of the overall chip power consumption.
We evaluate the benefits of heterogeneous 3D MPSoCs through
simulations based on several real existing chips running a mix of
sequential and parallel workloads.
•We develop a low-overhead design optimization methodology
that builds heterogeneous 3D MPSoCs using a pool of real chips
to optimize energy consumption and QoS for a target workload.
Our method combines bisection and neighborhood search and, for
a real-life workload modelled as a mix of sequential and parallel
jobs, it exhibits 95% lower overhead than an exhaustive search. The
optimal heterogeneous 3D MPSoCs consume up to 60% less energy
than homogeneous ones. Furthermore, our results show that the
FCA power generation allows the optimal 3D MPSoCs to draw 40%
less power from the printed circuit board (PCB).
2 RELATEDWORK
2.1 MPSoC Trends and Liquid Cooling
Heterogeneous MPSoCs incorporate processing cores with diverse
power/performance characteristics on the same platform to cope
with the growing computational demands while maximizing en-
ergy efficiency. In particular, depending on the requirements of the
workload, a power-hungry/high-performance core or a simpler/low-
power core could a better choice. In single-ISA heterogeneous sys-
tems, cores have different micro-architectural designs to optimize
for higher performance or lower power consumption (e.g., ARM
big.LITTLE). Multiple ISA systems [17] combine computing units
of different ISAs, e.g., CPUs with GPUs or CPUs with FPGAs to
accelerate portions of the workload using specialized hardware
units. Most of the works in this area focus on the workload distribu-
tion to maximize energy efficiency [8, 11] for a system with certain
number of cores. However, they do not investigate the selection
of the number and type of cores in the context of 3D MPSoCs. We
believe that 3D stacking creates an opportunity for even higher
levels of architectural heterogeneity as it allows integration of dif-
ferent process technologies onto the same chip. Thus, in this work
we propose a design optimization methodology to determine the
number and type of heterogeneous cores in a 3D MPSoC.
While allowing heterogeneous designs and improving on-chip
communication, 3D MPSoCs bring new challenges. One of them
is the increased power density and thermal resistance leading to
elevated on-chip temperatures. Inter-layer liquid cooling has been
proposed as an efficient and scalable solution for cooling 3D MP-
SoCs. Prior work in this area focused on reducing the pumping
power and large thermal gradients in liquid-cooled systems through
thermally aware workload allocation [4], dynamically adjusting
the flow rate [3], and clustering microchannels with different flow
rates [12]. Even though inter-layer liquid cooling achieves signifi-
cant success in tackling the thermal issue of 3D MPSoCs, it does
not address, by itself, the power delivery challenge, unlike the FCA
technology.
2.2 FCA Technology
An FCA is an array of redox fuel cells, which essentially combines
on-chip power generation (redox reaction) with liquid cooling (flow-
ing electrolyte solutions). Redox fuel cells are gaining more interest
as a technology for electrochemical energy storage systems [1].
Their benefits include decoupled power and energy capacity (which
allows to scale them independently), long life-time, high-degree
of safety [13] and energy efficiency up to 85% [1]. Therefore, the
technology of FCA is not only a promising solution for cooling and
powering 3D MPSoCs, but it also connects the power generation,
storage and consumption at the system level.
FCA generated power depends on the electrolytes [14] and con-
figuration of the cell [5], and is in the order of magnitude of 1W per
cm2 of electrode area. Prior work proposes using FCAs as an inter-
layer heat sink and on-chip power source for a 3D MPSoC [16] and
explores the impact of FCA parameters on the cooling performance
and power generation [2]. These works report up to 3.6W /cm2
of on-chip power generation, however they do not consider FCA
impact on the system computing performance. In our work, we
consider cooling, power generation and computing performance,
and propose a methodology to optimize 3D MPSoCs with FCA
configuration for a given set of workloads.
3 MODELING AND EVALUATION OF MPSOCS
In this sectionwe briefly explain our approach to evaluate the design
of heterogeneous 3D MPSoCs in terms of their energy consumption
and QoS when executing a certain workload.
3.1 3D MPSoC modeling
The design parameters of modern chips vary greatly depending on
the purpose, application area, architecture, technology, etc. To illus-
trate our approach to design and optimize heterogeneous 3D MP-
SoCs we consider several distinct real-life chips as building blocks.
We choose them to cover a wide range of power-performance char-
acteristics, such as high-power and high-performance cores (such
as those by Intel and AMD), low-power and low-performance cores
(such as cores built on RISC-V), mobile-grade cores (Cortex A73)
and accelerators (GPU and FPGA), as listed in Table 1. We model
a 3D MPSoC as a combination of these chips, organized in a stack
with a height of h layers and a footprint area of af cm2. We assume
that each layer can hold only one chip type, but within one layer
the content of the chip (cores, caches, etc) can be replicated multiple
times until reaching the area limit af .
3.2 Exploration of FCA performance
We use the PowerCool [2] framework to carry out steady-state
thermal and electrochemical simulations for the chosen set of real-
life chips (to approach physical dimensions of the larger chips for
more accurate comparison, we combined Cortex A73 and Raven-3
cores into clusters of 36 and 35 cores, respectively) and a variety
of synthetic 2D chips (to cover and extend the design space, see
Fig. 2) assuming one FCA layer on top of a single chip. Chip length,
which matches the FCA channels’ length, and chip width, which
defines the number of FCA channels in the chip, of the synthetic
chips are varied from 1 cm to 2.5 cm in 0.5 cm steps. We assume
uniform heat dissipation across the chip (FCA power generation
mainly depends on the total dissipated heat, not its distribution)
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Width Length Pidle PTDP PFCA Tmax LLVM (fun/s) GEMM (GFLOPS)
ID Name mm mm W W W °C Single thr. Max. Perf. S. thr. Max. Perf.
1 Xeon E7-8894 v4 24.86 18.35 45 165 17.5 75 485.5 5200 81.5 482.5
2 Ryzen 7 1800X 22.01 8.87 14 95 9.6 71 596.7 5630 60.2 418.1
3 Intel Stratix 10 27.87 20.1 50 126 20.4 64 - - - 9200
4 Nvidia GP 100 27.29 22.36 35 300 20.7 72 - - - 10300
5 Cortex A73 (x36) 11.35 10.15 5.4 48 5.9 67 194.4 5249 10.7 338.4
6 RISC-V Raven 3 (x35) 9.1 9.0 0.2 3.7 3.9 55 55.5 1458 2.5 66.2
Table 1: Parameters, PowerCool simulation results and performance values for selected real-life chips
and vary power density (PD) is from 5 to 50W /cm2. This results in
a linear temperature distribution along the channels and a uniform
distribution across them. Therefore in this paper we report only
maximum chip temperature Tmax , but not the thermal maps.
PowerCool uses a model for leakage power (Pl ) that is exponen-
tially affected by chip temperature (Pl (T ) = PTDP (a+beκ(T−Tr ef )),
where PTDP is the chip’s Thermal Design Power) and driven by the
manufacturing technology. We set a = 0.1 and κ = 0.013, based on
current technological trends [10]. To analyze the impact of Pl (T ) on
the efficiency of the FCA, we vary b (0.1, 0.2 and 0.3) for each com-
bination of chip size and PD parameters, which results in leakage
power ranging from 15 to 50% of PTDP .
We set the FCA design parameters to their optimum for power
generation values (100 µm height and 50 µm width) [2] and then,
for each combination of chip parameters (size, PD, leakage), we
swipe FCA control parameters to find the maximum power the
FCA can generate for each chip [2]: the coolant flow velocity from
0.2m/s to 2.5m/s and the inlet temperature from 27 °C to 60 °C .
To assess the FCA performance we use both the maximum gen-
erated power (PFCA) and ηFCA(%), namely, the ratio of PFCA over
the total power consumption (dynamic power of the chip Pdyn and
leakage power Pl (T )):
ηFCA(%) = PFCA × 100Pdyn + Pl (T ) (1)
Fig. 3 compares the simulation results for the synthetic chips that
result inTmax ≤ 100 °C with the results for the real-life chips (only
the cases of maximum PFCA are shown, the markers correspond
to the legend of Fig. 2). PFCA and Tmax for real chips are listed in
Table 1. In case of Raven-3, PFCA corresponds to 105% of the chip
PTDP , thus allowing to fully power it up. However, as PD increases,
ηFCA(%) decreases. Fig. 3 illustrates that FCA is able to generate
up to 96% of the power consumption for the chips with an average
PD of 5W /cm2, but for higher PD, ηFCA(%) drops to around 10%,
even though the absolute value of PFCA may increase. For a fixed
PD, smaller chips result in lower temperatures and higher ηFCA(%)
because the FCA performance per unit of area decreases with FCA
length. With the flow velocity set to the maximum (2.5m/s), we
ensure sufficient cooling to keep the chips within a safe temperature
range (≤ 80°C), even for the highest inlet temperatures (i.e, the ones
that result in the highest PFCA).
For the purpose of this paper, we aim at maximizing overall PFCA
to decrease the load on the power distribution network and enable
feasibility of 3D MSoCs with higher power densities. Therefore, we
set the FCA control parameters to maximum flow velocity and inlet
temperature.
The simulated Tmax and PFCA for the individual chips allow
us to estimate the maximum temperature and the total amount of
Figure 2: Design parameters of the real chips compared to
the synthetic design space (shown by dots).
Figure 3: ηFCA versus PD. The color bar shows themaximum
chip temperature. Multiple dots related to a single heat flux
value correspond to different FCA and chip parameters.
FCA power generation for a heterogeneous 3D MPSoC constructed
from the studied chips. However, to evaluate these MPSoCs while
engaging the performance aspect, we need to estimate their energy
consumption and QoS when running a given workload. The next
subsection explains our approach to model different workloads.
3.3 Workload Generation and Execution
We represent a workloadW as a set of N individual jobs Ji , where
jobs are characterized with 4 parameters: application typeA, arrival
time tarr , complexity CA (i.e., amount of operations required to
execute a job) and execution time limit tex_l im as follows:
W = {Ji = (Ai , t iar r ,CiA, t iex_l im ), i = 1..N } (2)
We define the baseline workload parameters (i.e., total number
of jobs N and the duration of the workload τ ) based on a real-
life workload from the Gaia cluster [6], which consists of around
N = 52000 of jobs and covers a period of time of τ = 3 months.
Application Types:We represent the variation of performance/
power of real-life applications as a combination of a fully sequential
and a fully parallel workload. We assume that sequential jobs can be
assigned only to a single core, whereas parallel jobs can be executed
in parallel on as many cores as available on a chip. Accelerators
(i.e., GPUs, FPGAs) are used to run only parallel jobs.
Performance data for each workload type is acquired from real
benchmarks (as shown later in Section 5.1). We assume that the
maximum performance corresponds to the chip PTDP , and zero
performance corresponds to Pidle , and interpolate linearly the rest.
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Type Arrival rate
Uniform λi (t ) = Ni /τ
Sinusoidal λi (t ) = (1 + sin(2π t/τ ))Ni /τ , t ∈ [0, τ ]
Real-life λGaiai (t ) derived from the log
Table 2: Workload types
Per-core performance is decreased by a fixed percentage as the
number of active cores increases to model resource contention.
This percentage is found by fitting single-core and maximum chip
throughput values for each application type.
Arrival Time:We model the jobs’ arrival as a Poisson process,
where the arrival rate λi (t) depends on the application type Ai . We
generate 3 types of workloads, listed in Table 2: (i) uniform, (ii)
sinusoidal (as an example of a periodic workload) and (iii) real-life
example, based on the arrival rates from the Gaia cluster log [6].
We generate a set of workloads with different complexity and
execution time limits for each of the workload types (uniform,
sinusoidal, real-life). As a baseline, we use the job parameters of the
Gaia log and vary the complexity and/or execution time of different
application types in the range from 0.5 to 1.5 of the baseline values.
We developed a greedy policy to allocate a workload to a het-
erogeneous 3D MPSoC. At each job arrival, the algorithm searches
the 3D MPSoC for the most energy efficient core(s) to execute this
job within its execution time limit tex_l im without violating the
execution of the previously allocated jobs. If no cores can provide
the necessary performance at the time of the job arrival, the job
is dropped. We focus on core performance and do not consider
memory accesses, assuming that the 3D MSoC has enough memory
and bandwidth not to limit the performance of any component.
When all jobs from a chosen workload are either finished or
dropped, we calculate the utilization U (t) of every unit in the 3D
MPSoC, and compute its power consumption as follows:
P(t) = Pidle +U (t) · (PTDP − Pidle ) − PFCA (3)
We can get the energy consumption of a 3D MPSoC by integrat-
ing P(t) over the full workload run time for every unit of the 3D
MPSoC. We define the QoS for a given workload as the ratio of the
total number of jobs to the number of dropped jobs and we use it
jointly with the energy consumption to rank the 3D MPSoCs.
4 OPTIMIZATION OF 3D MPSOCS WITH FCA
In this section, we describe our approach to select the best heteroge-
neous 3D MPSoCs to execute a target workload with the optimum
energy consumption and QoS.
Given the CPU-intensive nature of the workloads considered
in this work, we assume that there is enough bandwidth in a 3D
MPSoC to not limit its performance, so the communication between
the different layers and the memory is not hindered regardless of
the order of the layers. Moreover, each FCA layer is capable of
cooling down the corresponding active layer even under full utiliza-
tion, so the maximum temperature in a 3D MPSoC will always stay
in the safe zone below 80°C (cf. Section 3.2). Therefore, different
permutations of the layers will not affect the evaluation score, and
we can consider only different combinations, so the full design
space of 3D MPSoCs with the maximum height of h layers contains
z =
∑h
i=1
(d+i−1
i
)
elements, where d is the number of different chip
types. Then, we can represent a certain 3D MPSoC configuration
Input: R = { ®vi , i ∈ {CPU s } ∪ {n( ®vj ), j ∈ {Accelerators }}– starting
points (homogeneous 3D MPSoCs);
G(R) – evaluation of the goal function on the starting set
Output: R, G(R) – set of simulated 3D MPSoCs and their rating
1 Find middle point(s) of R : M =m(bd (R), ρ);
2 Find neighbours of the best-so-far configuration(s): N = n(bk (R));
3 Choose elements of M that are not in R : X = M \ R = {x ∈ M : x < R };
4 if X is empty (X = ∅) then
5 Choose elements of N that are not in R : X = N \ R = {x ∈ N : x < R };
6 end
7 while X is not empty (X , ∅) do
8 for each x ∈ X do
9 Allocate workloadW to x ;
10 Evaluate G(x );
11 R := {R, x };
12 end
13 M =m(bd (R), ρ);
14 N = n(bk (R));
15 X = M \ R ;
16 if X is empty (X = ∅) then
17 X = N \ R ;
18 end
19 end
Algorithm 1: Structure of the proposed algorithm for optimizing
3D MPSoC configuration for a given workload
with a d-dimensional vector x ∈ Nd0 , where each coordinate repre-
sents the number of layers of the correspondent chip type. The sum
of the coordinates cannot exceed the maximum height: | |x | |1 ≤ h.
To rank different 3D MPSoCs, we define the goal function G(x)
as a linear combination of the drop ratio dr (x) (inverse of QoS) for
a given workload and the power score with a weight α :
G(x ) = α · dr (x ) + (1 − α ) · Pscore (x ),
dr (x ) = 1/QoS (x ) ∈ [0, 1],
Pscore (x ) =
Paveraдe (x )
max (PTDP (x )) ∈
[
min(Pidle (x ))
max (PTDP (x )) , 1
]
,
(4)
where Pscore (x) is the 3DMPSoC’s average power consumption ex-
ecuting a specific workload normalized to the highest PTDP among
all possible 3D MPSoC configurations. We aim to minimize G(x).
We consider only a subset of 3D MPSoCs with the maximum
height (| |x | |1 = h), since it includes all smaller configurations.
Nonetheless, the reduced design space has z =
(d+h−1
h
)
elements
(upper bounded by O(dh )) and is too extensive to be searched ex-
haustively for a large set of workloads and chip types. Thus, we
propose a fast design space exploration algorithm to reduce the
overall number of simulations required to find an optimal 3D MP-
SoC for a given set of workloads. Hence, we define the following
notations and functions:
®vi = { ®x ∈ Nd0 : xi = h, x j,i = 0},
S = { ®x ∈ Nd0 : | | ®x | |1 = h } \ { ®vi , i ∈ accelerators }
m(X , ρ) = { ®x ∈ S : | | ®x − h ∗
∑
i ®x i
| |∑i ®x i | |1 | |1 ≤ ρ, ®x i ∈ X },
n(X ) =
⋃
i
{ ®y ∈ S : | | ®x i − ®y | |1 ≤ 2, ®x i ∈ X },
bk (X ) = {Xb ⊂ X : ∀®x i ∈ Xb, ∀®x j ∈ X \ Xb =⇒ G( ®x i ) < G( ®x j )}
(5)
where vi are homogeneous configurations (h layers of the same
chip type); S is the discrete design space of 3D MPSoC configura-
tions (we exclude from it homogeneous accelerators incapable of
executing the sequential applications);m(X , ρ) is a function which
returns elements of S which are not farther than ρ from the mid-
dle point of the set X ; n(X ) is a function that returns the closest
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Figure 4: LLVM (a) and GEMM (b) energy efficiency func-
tions for layers of different chip types, with (solid lines) and
without (dashed lines) considering FCA power. af = 6.1 cm2.
neighbours from S of the elements of input set X ; and bk (X ) is the
subset of k best configurations from X with lowest values of G(x).
Despite the fact that the design space is represented as a limited
set of integer vectors, minimizing G(x) is substantially different
from an ILP problem, due to non-linear and rather unpredictable
behaviour ofG(x). To find the best 3DMPSoC configurations we use
a combination of the bisection method and neighbourhood search
(cf. Algorithm 1). We start by evaluating G(x) for the set of corner-
casesR. Next, we apply the bisection to find the average between the
best configurations (procedure on lines 1 and 13), which we repeat
in a loop (lines 7-19) while the bisection returns new configurations.
If no new configuration is returned by bisection (lines 5 and 17), we
switch to evaluating the neighbours of the best-so-far configuration
(lines 2 and 14) and continue the loop. The loop ends when neither
the bisection nor the neighbourhood search can improve the best
achieved score, indicating that the algorithm has converged to a
minimum of G(R). The parameters ρ and k in m(R, ρ) and bk (R)
can be tuned to vary the coverage of the configuration space S .
Since there is always a tradeoff between energy consumption
and QoS, the configurations obtained with the algorithm for a fixed
weight α may not cover the full Pareto front in the Pscore −dr plane,
and several simulations with different weights may be required to
better explore optimal design options.
5 EXPERIMENTAL SETUP AND RESULTS
5.1 Experimental setup
We illustrate our method by modelling 3D MPSoC as a combination
of the d = 6 chip types listed in Table 1, with the height limit of
h = 7 layers (in this case, z =
(d+6
7
)
= O(d5.8) ) and the footprint
area af = 6.1 cm2, which is the area of the biggest chip in the
set (Nvidia GP100). For example, x = [0, 0, 0, 0, 4, 3] represents a
3D MPSoC made of 4 layers of Cortex A73 content (45 times the
content of quad-core chip per layer) and 3 layers of Raven 3 content
Figure 5: Results of our design space search algorithm (36
points) vs. the full space (784 points), α = 0.25. Square mark-
ers with numbers correspond to "3D MPSoCs id" on Fig. 6.
Figure 6: Configuration of chosen 3D MPSoCs. af = 6.1 cm2.
(245 times the content of a single-core chip per layer). As covered in
Section 3.2, each individual chip can be safely cooled down under
full load by the corresponding FCA layer, therefore any designed
3D MPSoC will also be able to operate safely under full load.
As typical examples of sequential and parallel workloads we
choose two benchmarks of the Geekbench 4 suite [7]: LLVM and
General Matrix Multiplication (GEMM). However, our approach
can be applied to any other set of application types. In Table 1, in
addition to the characteristics of our chosen set of chips, we indicate
the performance values obtained from the chosen benchmarks.
Figure 4 shows the dependencies of LLVM and GEMM perfor-
mance on power consumption for the layers (limited by af ) of
different chip types. Dashed lines correspond to power consump-
tion without FCA, and solid lines – with FCA, and negative power
values indicate the cases when PFCA is higher than the power
consumption of the corresponding active layer. Using FCA power
lowers the lines and decreases their slope, changing the intersection
points, i.e., the points where the transition from one architecture
to another improves the system energy efficiency.
5.2 Workload-Specific 3D MPSoC design
optimization
To evaluate the results of our algorithm we compared it to the
full configuration space analysis for a real-life workload. The full
space contains 784 elements, but our algorithm (see Algorithm 1)
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Figure 7: Performance of the chosen 3D MPSoCs.
Figure 8: DR and PD at the PCB level of each 3D MPSoC (av-
erage and peak values) while running different workloads.
checks from 20 to 116 configurations to converge, depending on
the weight α ∈ [0, 1] in the goal function G(x) (Eq. 4), reaching
the global minimum of G(S) for each tested value of α . In Fig. 5
we show the comparison between the full space exploration and
results of our algorithm for α = 0.25. In this case, the algorithm
fully covers the Pareto front on the Pscore − dr plane and checks
only 36 out of 784 configurations, saving 95% of time. This analysis
also shows that among the 3D MPSoC configurations capable of
providing no QoS degradation (dr ≈ 0), the best one (3D MPSoC 4
on Fig. 5) saves 50% of energy compared to the least energy efficient.
Homogeneous 3D MPSoCs consisting of 5-7 layers of Intel/AMD
processors and 0-2 layers of accelerators consume 2-2.5 times more
energy than 3D MPSoC 4 while showing 15-20% of drop ratio.
We choose 6 3D MPSoC configurations (Fig. 5 and 6) from the
Pareto front for the real-life workload, and explore their energy-
QoS tradeoffs under other workloads. In particular, Fig. 7 shows
how for the default real-life workload (green), 3DMPSoCs 4, 5 and 6
provide excellent QoS with no dropped jobs, 3D MPSoC 3 provides
acceptable QoS with 5% of dropped jobs, while 3D MPSoCs 1 and 2
show unacceptable QoS with more than 20% of dropped jobs. How-
ever, with more complex parallel jobs (red) only 3D MPSoC 3 shows
less than 10% of dropped jobs, and with more complex sequential
jobs (dark blue and cyan) 3D MPSoC 6 shows superior performance.
Therefore, there is a need for workload-specific optimization.
5.3 FCA impact on 3D MPSoC design space
Next, we analyze the FCA impact on 3DMPSoC power consumption.
Fig. 8 shows the PD values at the PCB level with and without FCA
power generation and drop ratio for the chosen 3D MPSoCs (Fig. 6)
for different workloads. Using FCA power decreases PD by 25-
28W /cm2 (corresponds to 44% of average PD of 3DMPSoC 4 during
execution of real-life workload), potentially enabling configurations,
that would not be feasible to power up otherwise. For 3DMPSoCs 4-
6, peak PD values significantly differ between the cases of real-life
and uniform workloads, which shows that feasibility of a certain
3DMPSoC with FCA technology cannot be discussed out of context
of a target workload.
6 CONCLUSION
In this work we explored FCA power and cooling performance for
various architectures, and showed that FCAs satisfy cooling require-
ments of modern chips and generate from 10% of the overall power
consumption for high-power chips, up to 105% for low-power chips
such as RISC-V. We developed a fast design space exploration algo-
rithm to find the most energy efficient 3D MPSoC configurations
to successfully run a given workload, which allows to save up to
95% of CPU time compared to the exhaustive search. For a real-life
workload, the best 3D MPSoC found by the algorithm executes the
workload with zero dropped jobs while consuming only 40-50%
of energy compared to homogeneous configurations, which show
15-20% of dropped jobs. Furthermore, we demonstrated that the
optimal 3D MPSoCs are workload-specific. We have shown that
integrated FCA can reduce the supply power density by 28W /cm2
(up to 40% of the power requirements of the studied optimal 3D
MPSoCs), potentially enabling new 3D MPSoC configurations.
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